

What is Claimed:

Sub A1

1. A queue comprising:
 - a first queuing area configured to enqueue and dequeue data;
 - a second queuing area configured to receive data from the first queuing area when the first queuing area has data available to be dequeued; and
 - bypass logic coupled to the second queuing area, the bypass logic configured to bypass the first queuing area and to forward data to the second queuing area when the second queuing area is ready to receive data and the first queuing area is empty.
2. The queue of claim 1, wherein the data are memory access requests.
3. The queue of claim 1, wherein the first queuing area includes a plurality of parallel sub-queues that queue a plurality of parallel data.
4. The queue of claim 3, wherein the second queuing area further comprises:
 - a first buffer configured to store a first set of parallel data; and
 - a second buffer configured to store a second set of parallel data.

5. The queue of claim 4, further comprising:
an encoding component coupled to the bypass logic and the first and second buffers, the encoding component configured to read data from the first and second buffers, wherein the encoding component gives data in the first buffer higher priority than requests in the second buffer.

6. The queue of claim 5, wherein the encoding component is further configured to read multiple data per clock cycle from the first and second buffers.

7. The queue of claim 4, further comprising:
masking logic coupled to the output of the first and second buffers, the masking logic configured to restore requests of the set of arbitration requests of the first and second buffer that were not read from the first and second buffers.

8. A method of masking latency in a queue, the method comprising:
receiving incoming data items for the queue;
forwarding the incoming data items to a buffer when the queue is empty and the buffer is free to receive data items;
enqueueing the incoming data items in the queue when the queue contains data items or the buffer is not free to receive data items;
dequeuing data items from the queue to the buffer when the buffer is free to receive data items; and
transmitting the data items from the buffer as the output of the queue.

9. The method of claim 8, wherein the data items are memory access requests.

10. The method of claim 8, wherein the incoming data items for the queue include a plurality of memory access requests for each cycle of the queue.

11. The method of claim 8, wherein the buffer includes a first buffer and a second buffer, and wherein higher priority data items are stored in the first buffer and lower priority data items are stored in the second buffer.

12. The method of claim 11, wherein the data items in the second buffer are moved to the first buffer when the first buffer is free to receive data items.

13. The method of claim 11, wherein two data items are transferred from the first and second buffer per cycle as the output of the queue whenever the first and second buffer contain at least two data items.

14. A network device comprising:
a request manager configured to receive memory requests;
a plurality of parallel processors configured to receive the memory requests from the request manager; and

a memory request arbiter configured to receive the memory requests from the plurality of processors, the memory request arbiter transmitting the memory requests to a memory system based on an arbitration scheme, the memory request arbiter including:

an input port connected to receive the memory requests from the plurality of processors,

a queue corresponding to each of the plurality of parallel processors, each of the queues configured to enqueue and dequeue memory requests of the corresponding parallel processor, and

a buffer configured to receive memory requests dequeued from the queues when the queues contain memory requests and to receive memory requests directly from the input port when the queues do not contain memory requests.

15. The network device of claim 14, wherein the buffer further comprises:

a first buffer configured to store a first set of parallel memory requests;

and

a second buffer configured to store a second set of parallel memory requests.

16. The network device of claim 15, wherein the memory request arbiter further includes:

bypass logic coupled to the buffer and the queues, the bypass logic causing the received memory requests to bypass the queues and to be received directly by the buffer.

17. The network device of claim 16, further comprising:
an encoding component coupled to the bypass logic and the first and second buffer, the encoding component reading memory requests from the first and second buffer, wherein the encoding component gives memory requests in the first buffer higher priority than memory requests in the second buffer.

18. The network device of claim 17, wherein the encoding component reads multiple memory requests per clock cycle from the first and second buffers.

19. The network device of claim 14, wherein the network device is a network router.

20. A device comprising:
means for receiving incoming data;
means for buffering the data before transmitting the data;
queue means;
means for forwarding the received incoming data to the means for buffering when the queue means is empty and the means for buffering is free to receive data;

means for enqueueing the incoming data to the queue means when the queue means contains data or the means for buffering is not free to receive data; and

means for dequeuing data from the queue means to the means for buffering when the means for buffering is free to receive data.

21. The device of claim 20, wherein the data are memory requests.

22. An arbiter comprising:

a queue configured to enqueue data items at a first stage of a plurality of stages and dequeue the data items at a last stage of the plurality of stages of the queue;

a multiplexer having a plurality of inputs connected to different stages of the queue, the multiplexer outputting selected ones of the data items read from the queue; and

arbitration logic coupled to the queue, the arbitration logic controlling the multiplexer to output the selected ones of the data items by selecting a predetermined number of data items from the queue during an arbitration cycle, the arbitration logic giving higher priority to data items in later stages of the queue.

23. The arbiter of claim 22, further comprising:

bypass logic coupled to the queue, the bypass logic causing the data items to bypass the queue and to forward the data items to the multiplexer when the queue is empty.

24. The arbiter of claim 22, wherein the data items are memory access requests.

25. The arbiter of claim 22, wherein the queue includes a first-in-first-out (FIFO) queue.

Sub A1

2023-0052